Dynamic Power Consumption and Delay Analysis for Ultra-Low Power 2 to 1 Multiplexer Designs

Nishant Kumar, Poornima Mittal, Bhawna Rawat, Mudit Mittal

Dynamic Power Consumption and Delay Analysis for Ultra-Low Power 2 to 1 Multiplexer Designs

Číslo: 2/2021
Periodikum: Advances in Electrical and Electronic Engineering
DOI: 10.15598/aeee.v19i2.3821

Klíčová slova: Average power dissipation; CMOS; dynamic power; leakage power; low power application; power delay product; standard cells.

Pro získání musíte mít účet v Citace PRO.

Přečíst po přihlášení

Anotace: This paper highlights a comparative analysis of eight diverse techniques for 2 to 1 multiplexer implementation. The functionality is identical but significant differences in dynamic power consumption and propagation delay are observed. This paper aims to enable the designer to pick out the best fit structure for a specific application in keeping with their design requirement. The multiplexers are designed at 90 nm technology node and simulated at a supply voltage of 1V.